The requirement to consistently achieve the specific target mean film thickness within a tight tolerance (± 80nm) in the IC fabrication process flow is a great challenge. In general, except process time, all other process parameters such as applied pressure, both carrier and platen velocity, slurry flow rate and pad conditioning duration are kept constant in a typical process recipe so as to reduce the source of variations. This paper describes a methodology that can be implemented with or without the end point detection system to predict the optimal process time for CMP based on the hypothesis of contact mechanics. It captures the variation of incoming wafer thickness, material removal rate and erratic behavior of the process. It cal also serve as a comprehensive framework for better recipe development. Experimental work shows that this approach demonstrates promising results in reducing the target mean film thickness variation and works well with different layers and devices.
INTRODUCTION
Since 1983, Chemical Mechanical Planarization (CMP) has been an indispensable process for the semiconductor industry in deep submicron transistor fabrication due to it being the only feasible solution to achieve local and global planarization and as an enabling technology for the inlaid process [1] . Process conditions such as applied pressure, rotational speed for both carrier and platen and slurry flow rate are reached through experiments on blanket wafers or simulation based on various models with the requirement of specific material removal rate and uniformity. However, sources of variation such as incoming wafer thickness and variation subject to consumable degradation can cause significant variation in the target mean film thickness of a patterned wafer after CMP if the process time is not varied accordingly. This will lead to rework if the target mean film thickness of patterned wafer is under or over removed and this will in turn affect the return on investment and decrease wafer production throughput. Other than estimation made by the operator, numerous approaches have been proposed and these include optical, electrical and acoustic as means of end point detection to obtain the optimal process time however, with limited success [2] . This is due to the nature of the CMP process environment and the presence of various patterns on the wafer surface which add to the complexity of the signals. Thus, it is very difficult to integrate a robust and reliable real time measurement of film thickness into a CMP tool. Typically, ex-situ measurement of thin film thickness is required to characterize the process in IC fabrication. Figure 1 shows the interface between a polyurethane pad (IC1010) and patterned wafer with a 4000Å step height just about to contact. Since the polyurethane pad is rougher than the patterned wafer surface, the interface can be regarded as contact between a smooth surface (wafer) being pressed against a rough surface (pad). Elastic contact between the polyurethane pad and wafer is assumed, due to in-situ conditioning and high compliance of polyurethane pad. 
METHODOLOGY
where P is pressure and A is area.
Figure 1 Interface between Wafer and Polyurethane Pad
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As the step height on the wafer surface is reduced during the CMP process, the contact area (A pad ) between the pad and wafer is increased accordingly. Since applied pressure and apparent wafer area are constant, the pressure at the interface (P pad ) or on the wafer surface is being reduced. Based on this phenomenon, a hypothesis of reduction in material removal rate as a function of time is shown in figure 2 since:
Material removal rate continuously decreases until 't p ', when the step height on the wafer surface is removed when the assumption of perfect planarization is reached. In subsequent process time, the material removal rate will behave similar to a blanket wafer since A pad remains unchanged. Additional process time, 't', is required to achieve post target film thickness after the wafer surface is planarized. However, the true complete process time 't c ' (time for exact post target thickness) is seldom obtained. The term of blanket removal thickness (BRT) is used to capture the total blanket removal thickness within the period of 't p ' and the difference between actual and ideal thickness as highlighted in grey in figure 2 . BRT is then employed to give a better estimation of process time as described in equation 4 for next wafer processing in CMP.
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Target) Pre -Thickness (Pre BRT t + = (4) Figure 2 Material removal rate as a function of time Figure 3 show the results of post thickness for 3 different layers of a particular device, namely device A. Each point in the figure represents one wafer and post target thickness is 10,000Å. As shown in the figure, post target thickness variation is reduced by the employed BRT methodology as compared to conventional look-up table approach for 3 different layer. Table 1 summarizes the results of two different devices (simply different IC layout and therefore pattern density). Process capability is improved in each layer for both devices. Table 1 Performance summarize for two distinct devices at three different layer
RESULTS

CONCLUSIONS
In conclusion, the BRT methodology demonstrates a reduction of wafer-to-wafer post thickness variation by better estimation of the process time for CMP process. Process capability is improved regardless of device and layer.
